The traditional analysis of signal delay in a transmission line begins with a lossless LC representation, which yields a wave equation governing the system response; 2-port parameters are typically derived and the solution is obtained in the transform domain. In this paper, we begin with a distributed RC line model of the interconnect and analytically solve the resulting diusion equation for the voltage response. A new closed form expression for voltage response is obtained by incorporating appropriate boundary conditions for interconnect delay analysis. Calculations of 50% and 90% delay times for various cases of interest (e.g., open-ended RC line) give substantially dierent estimates from those commonly cited in the literature, thus suggesting revised delay estimation methodologies and intuitions for the design of VLSI interconnects. The discussion furthermore provides a unifying treatment of the past three decades of RC interconnect delay analyses.
Overview
Delay analysis of VLSI interconnections is a key element in timing verication, gate-level simulation and performance-driven layout design. The standard approach to modeling interconnect delay has been based on a simple lossless LC model which considers only inductances (L) and capacitances (C). For this lossless model, the relationship between v and i gives rise to a second-order partial dierential equation of the form [9] : @ Using the solution (2) to the wave equation, and the characteristic impedance of the line, one may treat the interconnect line as a 2-port and obtain equations for voltage and current at the terminal side of the 2-port in terms of voltage and current at the source side. This yields the 2-port matrix parameters, e.g., ABCD parameters. To obtain the transient time-domain response of an interconnect line, the standard approach has been to calculate the response in the transform domain using 2-port parameters, and then apply inverse transforms to obtain the response in the time domain. W e call this the LC analysis, o r wave equation, approach. Since it may be complicated to apply the inverse transforms, various approximations are typically made which simplify the resulting expressions for the time-domain response.
For the well-studied case of an RC transmission line, the traditional LC analysis is extended to an RLC analysis after which L is set to zero. But by contrast, if we initially model the interconnect as a pure distributed RC line, we obtain a diusion equation (or heat equation) from which the solution for the transient response, depending on boundary conditions, can be calculated analytically. This RC-based delay analysis approach, and its implications, are the subject of the present paper.
Our motivation for adopting the RC-based delay analysis is as follows. For previous generation interconnects, such as for PCB, the resistance per unit length (r) is considerably smaller than the inductive impedance (!l), i.e., r !l, so that the conventional LC-based analysis seems reasonable. However, with small feature sizes of thin-lm and IC interconnects, we n o w nd that r !l up to frequencies of O(1)
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GHz, and even at frequencies above O(1) GHz, both terms are of comparable magnitude [13] . Thus, in the present regime of highly resistive i n terconnects, it seems natural to begin with an RC, rather than LC, model in obtaining the delay estimate.
While the RC-based perspective and the resulting diusion equation have been noted by many authors, no closed form expression for the voltage response has been derived using appropriate boundary conditions. Indeed, this is a central contribution of our work. Our analysis based on the diusion equation yields a simple analytical expression for the voltage response. Furthermore, though the solution of the diusion equation does not refer directly to any w a v e propagation mechanism, we m a y y et consider reections at discontinuities through the analogy of voltage propagation by electromagnetic vibrations (waves) to the propagation of heat waves [5] .
To a c hieve a comparison with previous works, we study the case of an open-ended RC line with ideal source, as well as other idealized cases which h a v e been treated in the literature. Delay estimates calculated from our diusion equation analysis are substantially dierent from previous delay estimates, and we b elieve that this discrepancy may prove signicant for future eorts in interconnect modeling and design. We furthermore extend our delay analysis to the case of arbitrary source and load impedances by considering reections at the source and load. Finally, our analysis aord delay calculations at arbitrary locations on the distributed RC line. (6) for the cases t RC and t RC, respectively. Using Equation (6) [16] has recently obtained a more precise solution of Equation (4) which yields estimates of 1:06RC for the 90% delay time, and 0:37RC for 50% delay time.
Peirson and Bertnolli [18] h a v e also calculated the transfer function of an open-ended distributed RC line; by using reciprocal time domain analysis they nd approximate time domain expressions for the transfer function. From these impulse responses, we may easily derive the system responses for unit step input using Laplace transform tables: [4] go on to state a \very good approximation for delay": T = 1:0R int C int + 2 : 3(R tr C int + R tr C L + R int C L ) (2:3R tr + R int )C int (11) (R int and C int are respectively the interconnect resistance and capacitance, R tr is the output resistance of the driving transistor and C L is the load capacitance). This last expression (11) has been frequently invoked in the literature (see [1] , [22] 
o r t h e b o o k [ 3 ]).
Interestingly, the voltage response for a step input using the 2-port model has been rederived many times in the literature. For example, Antinone and Brown [2] express cosh( p sRC) as an innite product series and then consider only the rst three terms of the product expansion. This is not a good approximation because the coecients of s and s 2 are not exact, and depend heavily on the number of terms used in the product expansion. Mey [17] noted the crudeness of this approximation and proposed an innite partial fraction expansion, thus obtaining the same solution as Sakurai. Ghausi and Kelly [11] are yet another group who earlier published the identical analysis.
The common feature of all these works is that they use the 2-port transfer matrix of the distributed RC line to obtain their respective time-domain estimates of the transient response. The 2-port parameters for the distributed RC line are obtained from the solution of the wave equation (2) for v and i (see, e.g., [9] ). But as we discuss in Section 3 below, voltage or current i n a pure distributed RC line obeys a diusion equation.
A Previous Time-Domain Analysis
Finally, a solution which uses time-domain analysis is that of Kaufman and Garrett [15] , who formulate a distributed RC model for interconnect and derive a diusion equation for voltage on the line. However, to obtain the transient response to a step input, [15] makes the simplifying assumption v(x; t) = f ( x ) g ( t ), ). The book of Ghausi and Kelly [11] gives an analysis using the same separability assumption. These previous delay approximations are summarized in Table 1 The diusion equation for voltage in a distributed RC line can be derived from rst principles as follows (see [15] ). Consider a lumped approximation for x of the line, as shown in Figure 2 . By applying simple nodal equations at the nodes x and x + x , w e obtain i(x; t) = c(x)x @v(x; t) @t +i(x+ x; t) v(x; t) = r(x)xi(x + x; t) + v ( x + x ; t ) where r(x) and c(x) are resistance and capacitance per unit length. As x ! 0, and for constant r(x) and c(x), the above equations reduce to the diusion equation 
One can also obtain this solution directly from the heat kernel for the diusion equation [7] . This should be contrasted with the solution of [15] , which m ust assume the separable form for v(x; t). Of course, the solution we obtain will be highly dependent on the boundary conditions that apply; in particular, we are interested in the well- 
Boundary Conditions
For the distributed RC line, we derive the two boundary conditions necessary to solve Equation (15) as follows.
Boundary Condition 1: At t = 0, the line is quiet and v(x; t) = 0 for all x, i.e., C 1 r 2 + C 2 = 0 : Therefore, C 2 = C 1 r 2 (16) Note that this boundary condition applies to every new wave that is born due to reection.
Boundary Condition 2:
The second boundary condition is obtained from the structure of the input applied at the front end of the transmission line (x = 0) and in terms of the rise-time value, t rise . Notice that the voltage at x = 0 depends on the source impedance, Z S , and the characteristic impedance of the line, Z 0 , since this structure acts as a voltage divider. Therefore the voltage at the beginning of the line, i.e at x = 0, in the transform domain is given by
where Z in is the input impedance looking into the interconnect line. At a given rise-time (t = t rise ), the voltage V 1 (0; t rise ) at the front end of the transmission line can be obtained from the time domain representation of Equation (17) . Let rise V 0 be this voltage at the risetime, i.e., V 1 (0; t rise ) = rise V 0 , where 0 < rise 1.
Substituting into Equation (15) 
Solution of the Diusion Equation
We use (16) and (18) : To a c hieve the case of an ideal step input, the boundary condition at x = 0 should be evaluated for t rise tending to zero and rise tending to 1, i.e., we let t rise = " with " ! 0. Then, the error function argument in the expression for will tend to zero, since and " both tend to zero with the numerator of higher degree than the denominator, i.e., (20) Observe that the same result is obtained when the input corresponds to an ideal source, i.e., Z S = 0 , V 1 ( s ) = V 0 s , with voltage at x = 0 constant for all t and equal to V 0 . In this case, V (0; t ) = V 0 u ( t ) and using this condition in Equation (15) 
This result is the same as Equation (20), as we expect. The same Equation (20) can also be obtained by using the Boundary Condition 2 and another boundary condition which captures the open end of the line [14] . We believe that the voltage on the line will better obey Equation (20) near the source than near the load; ongoing experimental eorts are aimed at validating this belief. A comment is in order: the two boundary conditions we use are discontinuous (at x = 0 , t = 0), but this discontinuity smooths immediately and the solution is still valid.
Threshold Delay Calculations Using Diusion Equation Model
We n o w proceed with delay calculations for a case that has been of interest throughout the literature, namely, the open-ended distributed RC line with an ideal source. Recall that with an ideal step input, = 1 in (19), the solution reduces to that given in (20) . The equation for the voltage response for an ideal source is obtained in Equation (21) . Using error function tables, we easily calculate the time for a signal applied at the input of an interconnect to reach a given threshold voltage at distance x (on the line) from the input terminal. For example, our diusion equation solution implies 2:18R x C x for 63% delay time.
One can see that the delay times for the diusion equation model are substantially dierent from those commonly employed in the literature, i.e., the Elmore delay (for a single RC line) of t x (63%) = Rx Cx 2 . This dierence would certainly aect standard delay estimates: for example, minimum clock s k ew routing results which use lumped models will be aected when modied to consider the new delay v alues obtained above. We emphasize that our result does not imply that the previous LC-based approach is wrong. Rather, our work simply shows that solving the diusion equation for RC interconnects yields a very different perspective on delay calculations. A careful experimental investigation is needed to determine the respective regimes for which these models are valid. 
4Extensions of the Diusion Equation Analysis
We close our development b y extending the basic result of Equation (20) in two w a ys: (i) introducing an analysis of reections, and (ii) incorporating nonzero time of ight i n to the analysis.
Analysis of Reections
Recall that the total voltage on the line is given by the summation of the incident w a v e and all reected wave components. The reections are due to discontinuities, e.g., at the source (S) and load (L). In other words,Ṽ 
The form of this expression, i.e., as a sum of error function terms, is quite intuitive. We m a y again consider examples of source and load impedances which h a v e received particular attention throughout the literature. i =1Ṽ Ri (); we see that with reection coecients equal to +1 or 1, all reections will cancel. Thus, the summation term in the equation disappears and we obtain the same result as in Equation (21):
2 Note that L and S will always have an implicit frequency dependence, and therefore jṼ T o t ( ) jwill also depend on the frequency. In practice, the open-ended approximation of an interconnect is often used since the input impedance of MOS devices is typically high compared to the characteristic impedance of the line.
Non-Zero Time of Flight
Last, we note that the derivation of Equation (22) neglected the time of ight, T f l , and used identical expressions for incident and reected waves. For a maximum on-chip interconnect of length approximately 1cm, the time of ight will be around 0:1ns [6] . However, the length of a typical single interconnect segment will be much smaller (on the order of 0:01cm) and T f l will be on the order of picoseconds. Since delays for typical operating frequencies of O(1) GHz are of the order of 0:1ns [8] , one may reasonably neglect T f l in delay calculations, as has usually the case in the literature. Nevertheless, T f l becomes signicant with shorter rise or delay times, or with longer interconnects (e.g., for large die or MCM substrates). Here, we show that our analysis can extend to non-zero T f l . The key observation is that taking T f l into account will only increase our delay estimates, and these estimates are already larger than those in the literature.
To account for a non-zero time of ight, we simply record an additional displacement o f T f l for each suc- F or other cases, e.g., Case 1 above, T f l >0 does not aect the previous analysis since there are no reections.
Summary
A survey of three decades of interconnect delay analyses reveals that the analysis of signal delay i n a transmission line is traditionally performed starting with a lossless LC representation and a wave equation for the system response; the solution is obtained in the transform domain via 2-port parameters. In this paper, we begin with a distributed RC line model of the interconnect, which yields a diusion equation for the voltage response. We h a v e given a new analytic solution of this equation incorporating appropriate boundary conditions, and have obtained estimates for 50% and 90% delay times at arbitrary locations on the interconnect line that dier substantially from the delay estimates currently employed in the literature. Beyond its many implications for revised delay estimation methodologies (e.g., for performance-driven routing tree construction, minimum-skew clock distribution, or buer placement), our time-domain solution also yields new intuitions regarding design objectives for VLSI interconnects. Our approach also handles the case of non-zero T f l .
Our result does not imply that the previous LCbased approach is wrong, but rather shows that solving the diusion equation for RC interconnects can provide a totally new perspective on delay calculations. Thus, we are also pursuing the central challenge of experimentally validating both our new model and previous delay models in various technology regimes.
